
temp2_i
I0
I1
O
RTL_XOR
temp1_i
I0
I1
O
RTL_XOR
temp0_i
I0
I1
O
RTL_XOR
temp_reg[7:0]
C
D
Q
PRE
Q
RTL_REG_ASYNC
prbs[7:0]
clk
rst_n